1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
|
// SPDX-FileCopyrightText: Copyright 2026 Eden Emulator Project
// SPDX-License-Identifier: GPL-3.0-or-later
// SPDX-FileCopyrightText: Copyright 2021 yuzu Emulator Project
// SPDX-License-Identifier: GPL-2.0-or-later
#include <algorithm>
#include <atomic>
#include <cstdlib>
#include <cstdio>
#include "common/settings.h"
#include "core/core.h"
#include "core/memory.h"
#include "video_core/dma_pusher.h"
#include "video_core/control/channel_state.h"
#include "video_core/engines/maxwell_3d.h"
#include "video_core/gpu.h"
#include "video_core/guest_memory.h"
#include "video_core/memory_manager.h"
#include "video_core/nx2.h"
#include "video_core/rasterizer_interface.h"
namespace Tegra {
constexpr u32 MacroRegistersStart = 0xE00;
constexpr u32 ComputeInline = 0x6D;
DmaPusher::DmaPusher(Core::System& system_, MemoryManager& memory_manager_, Control::ChannelState& channel_state_)
: system{system_}
, memory_manager{memory_manager_}
, channel_state{channel_state_}
, signal_sync{false}
, synced{false}
{}
DmaPusher::~DmaPusher() = default;
void DmaPusher::DispatchCalls() {
// The sub-index is kept: a channel suspended on a semaphore resumes inside its command list.
dma_state.is_last_call = true;
while (system.IsPoweredOn()) {
if (!Step()) {
break;
}
}
system.GPU().FlushCommands();
system.GPU().OnCommandListEnd();
}
bool DmaPusher::Step() {
if (!ib_enable || dma_pushbuffer.empty()) {
return false;
}
if (!puller.ResumeAcquire(*this)) {
return false;
}
CommandList& command_list = dma_pushbuffer.front();
const size_t prefetch_size = command_list.prefetch_command_list.size();
const size_t command_list_size = command_list.command_lists.size();
if (prefetch_size == 0 && command_list_size == 0) {
dma_pushbuffer.pop();
dma_pushbuffer_subindex = 0;
return true;
}
if (prefetch_size > 0) {
const std::span<const CommandHeader> commands{command_list.prefetch_command_list};
command_resume_offset +=
ProcessCommands(commands.subspan(command_resume_offset), command_resume_offset);
if (puller.HasPendingAcquire()) {
return false;
}
command_resume_offset = 0;
dma_pushbuffer.pop();
return true;
}
auto& current_command = command_list.command_lists[dma_pushbuffer_subindex];
const CommandListHeader& header = current_command;
dma_state.dma_get = header.addr;
if (signal_sync && !synced) {
std::unique_lock lk(sync_mutex);
sync_cv.wait(lk, [this]() { return synced; });
signal_sync = false;
synced = false;
}
if (header.size > 0) {
if (subchannels[dma_state.subchannel] && dma_state.method_count) {
const auto engine = subchannel_type[dma_state.subchannel];
const bool kepler_payload = engine == Engines::EngineTypes::KeplerCompute && dma_state.method == ComputeInline && dma_state.non_incrementing;
const bool macro_payload = engine == Engines::EngineTypes::Maxwell3D && dma_state.method >= MacroRegistersStart;
if (kepler_payload || macro_payload) {
const size_t words = std::min<size_t>(dma_state.method_count, header.size);
subchannels[dma_state.subchannel]->current_dirty = memory_manager.IsMemoryDirty(dma_state.dma_get, words * sizeof(u32));
}
}
if (command_resume_offset == 0) {
if (g_nx2_ampere) {
ResolveSplitMethod(header.addr);
}
if (dma_pushbuffer_subindex < command_list.submit_hashes.size()) {
CheckSubmitHash(header, command_list.submit_hashes[dma_pushbuffer_subindex]);
}
}
// A resumed entry is read again: the words after the acquire may be new by now.
const bool use_safe = Settings::IsDMALevelDefault() ? Settings::IsGPULevelHigh() : Settings::IsDMALevelSafe();
if (use_safe) {
Tegra::Memory::GpuGuestMemory<Tegra::CommandHeader, Tegra::Memory::GuestMemoryFlags::SafeRead>headers(memory_manager, dma_state.dma_get, header.size, &command_headers);
const std::span<const CommandHeader> commands{headers.data(), headers.size()};
RecordParsedEntry(header, commands);
command_resume_offset +=
ProcessCommands(commands.subspan(command_resume_offset), command_resume_offset);
} else {
Tegra::Memory::GpuGuestMemory<Tegra::CommandHeader, Tegra::Memory::GuestMemoryFlags::UnsafeRead>headers(memory_manager, dma_state.dma_get, header.size, &command_headers);
const std::span<const CommandHeader> commands{headers.data(), headers.size()};
RecordParsedEntry(header, commands);
command_resume_offset +=
ProcessCommands(commands.subspan(command_resume_offset), command_resume_offset);
}
if (puller.HasPendingAcquire()) {
return false;
}
command_resume_offset = 0;
if (dma_state.method_count != 0) {
split_method_end = header.addr + header.size * sizeof(u32);
}
}
if (++dma_pushbuffer_subindex >= command_list_size) {
// A split method resumes within the submission that split it; ring addresses repeat
// every frame, so a stale one could otherwise swallow the headers of a later entry.
for (const auto& parked : parked_methods) {
static std::atomic<u32> reported{};
if (reported.fetch_add(1) < 16) {
LOG_WARNING(HW_GPU,
"Submission ended with parked method {:#x} (sub {}, {} words left, "
"resume {:#x})",
parked.method, parked.subchannel, parked.method_count,
parked.resume_address);
}
}
parked_methods.clear();
dma_pushbuffer.pop();
dma_pushbuffer_subindex = 0;
} else {
signal_sync = command_list.command_lists[dma_pushbuffer_subindex].sync && Settings::values.sync_memory_operations.GetValue();
}
if (signal_sync) {
rasterizer->SignalFence([this]() {
std::scoped_lock lk(sync_mutex);
synced = true;
sync_cv.notify_all();
});
}
return true;
}
size_t DmaPusher::ProcessCommands(std::span<const CommandHeader> commands, size_t word_offset) {
for (size_t index = 0; index < commands.size();) {
// Data word of methods command
if (dma_state.method_count && dma_state.non_incrementing) {
auto const& command_header = commands[index]; //must ref (MUltiMethod re)
dma_state.dma_word_offset = u64((word_offset + index) * sizeof(u32));
u32 max_write = u32(std::min<std::size_t>(index + dma_state.method_count, commands.size()) - index);
if (g_nx2_ampere && dma_state.method < non_puller_methods) {
max_write = 1; // a semaphore acquire may suspend the channel after any word
}
CallMultiMethod(&command_header.argument, max_write);
dma_state.method_count -= max_write;
dma_state.is_last_call = true;
index += max_write;
} else if (dma_state.method_count) {
auto const command_header = commands[index]; //can copy
dma_state.dma_word_offset = u64((word_offset + index) * sizeof(u32));
dma_state.is_last_call = dma_state.method_count <= 1;
CallMethod(command_header.argument);
dma_state.method += !dma_state.non_incrementing ? 1 : 0;
dma_state.non_incrementing |= dma_increment_once;
dma_state.method_count--;
index++;
} else {
auto const command_header = commands[index]; //can copy
// No command active - this is the first word of a new one
switch (command_header.mode) {
case SubmissionMode::Increasing:
SetState(command_header);
dma_state.non_incrementing = false;
dma_increment_once = false;
break;
case SubmissionMode::NonIncreasing:
SetState(command_header);
dma_state.non_incrementing = true;
dma_increment_once = false;
break;
case SubmissionMode::Inline:
dma_state.method = command_header.method;
dma_state.subchannel = command_header.subchannel;
dma_state.dma_word_offset = u64(-s64(dma_state.dma_get)); // negate to set address as 0
CallMethod(command_header.arg_count);
dma_state.non_incrementing = true;
dma_increment_once = false;
break;
case SubmissionMode::IncreaseOnce:
SetState(command_header);
dma_state.non_incrementing = false;
dma_increment_once = true;
break;
default:
break;
}
index++;
}
if (puller.HasPendingAcquire()) {
return index;
}
}
return commands.size();
}
// NVN on Switch 2 ends GPFIFO entries in the middle of a method's data and calls another command
// buffer (e.g. a compute dispatch) before the entry that carries the rest, which starts right
// where the first one ended. An entry starting anywhere else is such a call: run it with a clean
// method state and resume the unfinished method when the stream continues at that address.
void DmaPusher::ResolveSplitMethod(GPUVAddr entry_address) {
const auto continued = std::ranges::find(parked_methods, entry_address,
&ParkedMethod::resume_address);
std::optional<ParkedMethod> resume;
if (continued != parked_methods.end()) {
resume = *continued;
parked_methods.erase(continued);
}
if (dma_state.method_count != 0 && entry_address != split_method_end) {
if (parked_methods.size() == MaxParkedMethods) {
static std::atomic<u32> reported{};
if (reported.fetch_add(1) < 8) {
const auto& oldest = parked_methods.front();
LOG_WARNING(HW_GPU,
"Dropping parked method {:#x} (sub {}, {} words left, resume {:#x})",
oldest.method, oldest.subchannel, oldest.method_count,
oldest.resume_address);
}
parked_methods.erase(parked_methods.begin());
}
parked_methods.push_back(ParkedMethod{
.method = dma_state.method,
.subchannel = dma_state.subchannel,
.method_count = dma_state.method_count,
.non_incrementing = dma_state.non_incrementing,
.increment_once = dma_increment_once,
.resume_address = split_method_end,
});
dma_state.method_count = 0;
dma_increment_once = false;
}
if (resume && dma_state.method_count == 0) {
dma_state.method = resume->method;
dma_state.subchannel = resume->subchannel;
dma_state.method_count = resume->method_count;
dma_state.non_incrementing = resume->non_incrementing;
dma_increment_once = resume->increment_once;
}
}
void DmaPusher::SetState(const CommandHeader& command_header) {
dma_state.method = command_header.method;
dma_state.subchannel = command_header.subchannel;
dma_state.method_count = command_header.method_count;
}
// EDEN_NX2_SEM_WATCH=<gpu address>: log every method whose argument is the low word of an
// address in the 16 bytes there (finds the engine and method that release a semaphore).
void DmaPusher::WatchArgument(u32 method, u32 argument) const {
static const u32 watch = [] {
const char* value = std::getenv("EDEN_NX2_SEM_WATCH");
return value ? static_cast<u32>(std::strtoull(value, nullptr, 16)) : 0U;
}();
if (watch != 0 && (argument & ~0xfU) == watch) {
LOG_INFO(HW_GPU, "Semaphore watch: channel {} subchannel {} method {:#x} argument {:#x}",
channel_state.bind_id, dma_state.subchannel, method, argument);
}
}
void DmaPusher::CallMethod(u32 argument) {
WatchArgument(dma_state.method, argument);
if (dma_state.method < non_puller_methods) {
puller.CallPullerMethod(*this, Engines::Puller::MethodCall{
dma_state.method,
argument,
dma_state.subchannel,
dma_state.method_count,
});
} else {
auto subchannel = subchannels[dma_state.subchannel];
if (subchannel == nullptr) {
ReportUnboundSubchannel();
return;
}
if (!subchannel->execution_mask[dma_state.method]) {
subchannel->method_sink.emplace_back(dma_state.method, argument);
} else {
subchannel->ConsumeSink(system);
subchannel->current_dma_segment = dma_state.dma_get + dma_state.dma_word_offset;
subchannel->CallMethod(system, dma_state.method, argument, dma_state.is_last_call);
}
}
}
void DmaPusher::CallMultiMethod(const u32* base_start, u32 num_methods) {
for (u32 i = 0; i < num_methods; ++i) {
WatchArgument(dma_state.method + (dma_state.non_incrementing ? 0 : i), base_start[i]);
}
if (dma_state.method < non_puller_methods) {
puller.CallMultiMethod(*this, dma_state.method, dma_state.subchannel, base_start, num_methods, dma_state.method_count);
} else {
auto subchannel = subchannels[dma_state.subchannel];
if (subchannel == nullptr) {
ReportUnboundSubchannel();
return;
}
subchannel->ConsumeSink(system);
subchannel->current_dma_segment = dma_state.dma_get + dma_state.dma_word_offset;
subchannel->CallMultiMethod(system, dma_state.method, base_start, num_methods, dma_state.method_count);
}
}
void DmaPusher::ReportUnboundSubchannel() {
// Methods sent to a subchannel with no engine (no SetObject yet) are dropped.
static std::atomic<u32> reported{};
if (reported.fetch_add(1) < 8) {
LOG_WARNING(HW_GPU, "Dropping method {:#x} on unbound subchannel {}", dma_state.method,
dma_state.subchannel);
}
}
void DmaPusher::CheckSubmitHash(const CommandListHeader& header, u64 submit_hash) {
std::vector<u32> words(header.size);
memory_manager.ReadBlockUnsafe(header.addr, words.data(), words.size() * sizeof(u32));
static std::atomic<u64> checked{};
static std::atomic<u64> changed{};
++checked;
if (HashPushbufferWords(words) != submit_hash) {
if (changed.fetch_add(1) < 16) {
LOG_WARNING(HW_GPU, "pushbuffer entry {:#x}+{:#x} changed between submit and execution",
header.addr.Value(), header.size.Value());
}
}
if ((checked % 20000) == 0) {
LOG_WARNING(HW_GPU, "pushbuffer check: {} of {} entries changed after submit",
changed.load(), checked.load());
}
}
void DmaPusher::RecordParsedEntry(const CommandListHeader& header,
std::span<const CommandHeader> commands) {
u64 hash = 0xcbf29ce484222325ULL;
for (const CommandHeader& command : commands) {
hash = (hash ^ command.argument) * 0x100000001b3ULL;
}
parsed_entries[parsed_entry_count++ % parsed_entries.size()] = {header.addr, static_cast<u32>(header.size), hash};
}
void DmaPusher::DumpCurrentEntry(const char* reason) {
// Entries whose memory changed after they were parsed (the CPU rewrote them meanwhile).
for (size_t i = 0; i < std::min(parsed_entry_count, parsed_entries.size()); ++i) {
const auto& entry = parsed_entries[(parsed_entry_count - 1 - i) % parsed_entries.size()];
std::vector<u32> words(entry.size);
memory_manager.ReadBlockUnsafe(entry.address, words.data(), words.size() * sizeof(u32));
u64 hash = 0xcbf29ce484222325ULL;
for (const u32 word : words) {
hash = (hash ^ word) * 0x100000001b3ULL;
}
LOG_WARNING(HW_GPU, " parsed -{}: {:#x}+{:#x} {}", i, entry.address, entry.size,
hash == entry.hash ? "unchanged" : "CHANGED since parsed");
}
// EDEN_NX2_PB_DUMP=<file>: also write the whole command list (u64 address, u32 size and the
// current words of every entry, then the current entry index) for offline replay.
if (static const char* const path = std::getenv("EDEN_NX2_PB_DUMP");
path != nullptr && !dma_pushbuffer.empty()) {
if (std::FILE* file = std::fopen(path, "wb")) {
const auto& lists = dma_pushbuffer.front().command_lists;
const u64 current = dma_pushbuffer_subindex;
const u64 count = lists.size();
std::fwrite(&count, sizeof(count), 1, file);
std::fwrite(¤t, sizeof(current), 1, file);
for (const CommandListHeader& header : lists) {
const u64 address = header.addr;
const u32 size = static_cast<u32>(header.size);
std::vector<u32> words(size);
memory_manager.ReadBlockUnsafe(address, words.data(), words.size() * sizeof(u32));
std::fwrite(&address, sizeof(address), 1, file);
std::fwrite(&size, sizeof(size), 1, file);
std::fwrite(words.data(), sizeof(u32), words.size(), file);
}
std::fclose(file);
}
}
LOG_WARNING(HW_GPU, "pushbuffer dump ({}): method={:#x} sub={} count={} non_inc={} get={:#x}",
reason, dma_state.method, dma_state.subchannel, dma_state.method_count,
dma_state.non_incrementing, dma_state.dma_get);
if (dma_pushbuffer.empty()) {
return;
}
const auto& lists = dma_pushbuffer.front().command_lists;
const size_t first = dma_pushbuffer_subindex >= 2 ? dma_pushbuffer_subindex - 2 : 0;
for (size_t i = first; i <= dma_pushbuffer_subindex && i < lists.size(); ++i) {
const CommandListHeader& header = lists[i];
LOG_WARNING(HW_GPU, " entry {} of {}: addr={:#x} size={:#x}", i, lists.size(),
header.addr.Value(), header.size.Value());
for (u64 word = 0; word < std::min<u64>(header.size, 0x80); word += 8) {
std::string gpu_line;
std::string cpu_line;
for (u64 j = word; j < std::min<u64>(header.size, word + 8); ++j) {
const GPUVAddr address = header.addr + j * sizeof(u32);
const u32 gpu_value = memory_manager.Read<u32>(address);
const u32 cpu_value = system.ApplicationMemory().Read32(address);
gpu_line += fmt::format(" {:08x}", gpu_value);
cpu_line += gpu_value == cpu_value ? std::string(" ........")
: fmt::format(" {:08x}", cpu_value);
}
LOG_WARNING(HW_GPU, " +{:03x}:{}", word * 4, gpu_line);
LOG_WARNING(HW_GPU, " cpu :{}", cpu_line);
}
}
}
void DmaPusher::BindRasterizer(VideoCore::RasterizerInterface* rasterizer_) {
rasterizer = rasterizer_;
}
} // namespace Tegra
|